Intel SHA extensions

Extensions to the x86 instruction set architecture

Intel SHA Extensions are a set of extensions to the x86 instruction set architecture which support hardware acceleration of Secure Hash Algorithm (SHA) family. It was introduced in 2013. Instructions for SHA-512 will be introduced in Arrow Lake and Lunar Lake in 2024.

The original SSE-based extensions added four instructions supporting SHA-1 and three for SHA-256. AVX-based versions are also available with a V prefix.

  • SHA-1: SHA1RNDS4, SHA1NEXTE, SHA1MSG1, SHA1MSG2
  • SHA-256: SHA256RNDS2, SHA256MSG1, SHA256MSG2

The AVX-based extensions added three for SHA-512.

  • VSHA512RNDS2, VSHA512MSG1, VSHA512MSG2

x86 architecture processors

Intel

The following Intel processors support the original SHA instruction set:

  • Intel Goldmont (and later Atom microarchitectures) processors.[1]
  • Intel Ice Lake (and later) processors.[2]
  • Intel Rocket Lake (and later) processors.

The following Intel processors will support the newer SHA-512 instruction set:

  • Intel Arrow Lake and Lunar Lake processors.

AMD

Several AMD processors support the original SHA instruction set:

  • AMD Zen (and later) processors.[3]

References

  1. ^ "Goldmont - Microarchitectures - Intel - WikiChip". en.wikichip.org. Retrieved 2020-06-26.
  2. ^ "Ice Lake (client) - Microarchitectures - Intel - WikiChip". en.wikichip.org. Retrieved 2020-06-26.
  3. ^ "Zen - Microarchitectures - AMD - WikiChip". en.wikichip.org. Retrieved 2020-06-26.

External links

  • New Instructions Supporting the Secure Hash Algorithm on Intel® Architecture Processors
  • Intel Instruction Set Architecture Extensions
  • "Intel Architecture Instruction Set Extensions Programming Reference" (PDF). Archived from the original (PDF) on 2013-09-29., Chapter 8
  • v
  • t
  • e
Intel
Subsidiaries
Joint venture
4Group Holdings (50% owned by Technicolor SA)
Products
  • v
  • t
  • e
Lists
Microarchitectures
IA-32 (32-bit x86)
x86-64 (64-bit)
x86 ULV
Current products
x86-64 (64-bit)
Discontinued
BCD oriented (4-bit)
pre-x86 (8-bit)
Early x86 (16-bit)
x87 (external FPUs)
8/16-bit databus
8087 (1980)
16-bit databus
80C187
80287
80387SX
32-bit databus
80387DX
80487
IA-32 (32-bit x86)
x86-64 (64-bit)
Other
Related
Litigation
People
Founders
CEOs
Related
  • v
  • t
  • e
SIMD (RISC)
SIMD (x86)
Bit manipulation
  • BMI (ABM: 2007, BMI1: 2012, BMI2: 2013, TBM: 2012)
  • ADX (2014)
Compressed instructions
Security and cryptography
Transactional memory
Virtualization
  • VT-x (2005)
  • AMD-V (2006)
  • VT-d (AMD-Vi)
Suspended extensions' dates are struck through.


Stub icon

This microcomputer- or microprocessor-related article is a stub. You can help Wikipedia by expanding it.

  • v
  • t
  • e